APR 3 0 2003	# 26/Sup
THE UNITED STATES PATENT	AND TRADEMARK OFFICE 5/8/
Application Serial No.	
Filing Date	09/332,27 <del>1/3</del>
nventor	Klaus Florian Schuegraf et al
Assignee	Micron Technology Inc
aroup Art Unit	2010
Examiner	Ron E. Pompey
Attorney's Docket No	MI22-532
itle: Methods for Forming Wordlines, Transist	or Gates, and Conductive Interconnects.
and Wordline, Transistor Gate, and Cond	luctive Interconnect Structures

# SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

References -- See Attached Form PTO-1449


The attached form PTO-1449 is submitted in compliance with 37 CFR §1.56. No admission is made regarding whether any of the submitted references is prior art. Copies of the references are attached.

Respectfully Submitted:

Dated: 5-6-02

D. Brent Kenady Reg. No. 40,045





# HE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No		
Filing Date June 11 1999		
Inventor Klaus Florian Schuegraf et al.		
Assignee Micron Technology, Inc.		
Group Art Unit		
Examiner Ron E. Pompey		
Attorney's Docket No MI22-532		
Title: Methods for Forming Wordlines, Transistor Gates, and Conductive Interconnects,		
and Wordline, Transistor Gate, and Conductive Interconnect Structures		

#### SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

References -- See Attached Form PTO-1449

The attached form PTO-1449 is submitted in compliance with 37 CFR §1.56. No admission is made regarding whether any of the submitted references is prior art. Copies of the references are attached.

Respectfully Submitted:

Dated: 3-13-02

D. Brent Kenady Reg. No. 40,045





# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No	
Filing Date	June 11, 1999
nventor Klaus F	lorian Schuegraf et al.
Assignee	icron Technology, Inc.
Group Art Unit	2812
Examiner	
Attorney's Docket No	
Title: Methods for Forming Wordlines, Transistor Gates, and Con	
and Wordline, Transistor Gate, and Conductive Interconnection	ct Structures

#### SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

References -- See Attached Form PTO-1449

The attached form PTO-1449 is submitted in compliance with 37 CFR §1.56. No admission is made regarding whether any of the submitted references is prior art. Copies of the references are attached.

Respectfully Submitted:

Dated: 2-7-02

D. Brent Kenady Reg. No. 40,045



Inventor:

Klaus Florian Schuegraf et al.

Title:

2

7

8

9

10

11

12

13

14

15

16

17

18

19

Methods For Forming Wordlines, Transistor Gates, And Conductive

Interconnects, And Wordline, Transistor Gate, and Conductive

Interconnect Structures

Assignee:

Micron Technology, Inc.

# INFORMATION DISCLOSURE STATEMENT

The Examiner's attention is directed to the references listed on the attached Form PTO-1449 and copies of which are attached.

Citation of these references are respectfully requested.

Date: 6///99

Respectfully submitted,

Reg. No. 38,533

Date: \_\_\_\_\_

Inventor: \_\_\_\_\_ Klaus Florian Schuegraf

20

21

22

RECEIVED IMY - 6 2003 TECHNOLOGY CENTER 2800 Date: 5/24/99

Inventor: Ka

. 3